

0909550 11501

TITLE OF THE INVENTION

FRAME SYNCHRONOUS PATTERN PROCESSING APPARATUS
AND FRAME SYNCHRONOUS PATTERN DETECTION APPARATUS
AND METHOD FOR DETECTING FRAME SYNCHRONOUS PATTERN

5

BACKGROUND OF THE INVENTION

(1) Field of the Invention

The present invention relates to a frame
synchronous pattern processing apparatus and a frame
10 synchronous pattern detection apparatus and a method
for detecting frame synchronous pattern, and more
particularly to the frame synchronous pattern
processing apparatus and frame synchronous pattern
detection apparatus and the method for detecting
15 frame synchronous pattern which may be used
advantageously for the synchronized digital signal
transmission network including SDH (Synchronous
Digital Hierarchy) or SONET (Synchronous Optical
Network).

20 (2) Description of the Related Art

(A) Brief Description of SDH Transmission System

As it is well known, for the realization of
B-ISDN, ITU-T is now standardizing SDH as an
internationally however unified digital hierarchy
25 (however, North America standardizes the above-
mentioned SONET as its original hierarchy).

This SDH (or SONET) adopts a multiplexing

method for multiplexing by adding an overhead containing information for maintenance and operation to a plurality of signals of lower group level and, therefore, the multiplexed frame comprises a format including a plenty of maintenance and operation information for respective speed as described in the item (B) below.

The overhead includes, normally, section overhead (SOH) for transmission line and path overhead (POH) for path, for multiplexing generally by adding POH to signal of lower group side (lower group level) and finally SOH is added.

(B) Description of SDH (SONET) transmission network

FIG. 40 is a block diagram showing an example of SDH (SONET) transmission network and, in this FIG. 40, 301 indicates subscriber terminal, 302 line terminal apparatus (NT), 303 and 306 transmission terminal station equipment (LT) respectively, 304 switch gear (SW), 305 multiplexer (MUX) and 307 relay transmission line.

In SDH (SONET) transmission network shown in this FIG. 40, lower group level data from a plurality of subscriber terminals 301 is byte multiplexed in the multiplexer 305 to be stacked into STM-N (STS-M) frame (wherein N and M represent multiplexing factor and $N=1, 4, 16, 64, \dots$; $M=3, 12, 48, 192, \dots$), processed by overhead (SOH, POH) termination/replacement

processing or AU/TU pointer termination/replacement processing in the transmission terminal station apparatus 306 before being transmitted through the relay transmission line 307 to the corresponding subscriber terminal 301 side.

By the way, STM-1 (STS-3) frame constituting the basic multiplexed frame in the SDH (SONET) includes, as shown in FIG. 41, a format represented by two-dimensional byte array of 9 rows x 270 bytes wherein the leading 9 rows x 9 bytes are composed of a section overhead (SOH) 231 and AU (AU-4) pointer 232 and the following 9 rows x 261 bytes are called payload (SPE: Synchronous Payload Envelope) 233 containing multiplexed information (VC: lower group level data).

Moreover, the section overhead 231 includes, as shown in FIG. 42, basically, a relay section overhead (RSOH: Regenerator-SOH) 231A and a terminal station section overhead (MSOH: Multiplex-SOH) 231 B. The relay section overhead 231 A is used for signal maintenance/ operation in the relay section [mutually between repeaters (existing on the relay transmission line 307: not illustrated) and between the repeater and the transmission terminal station apparatus 306] and composed of a frame synchronous pattern (A1, A2 byte) and B1 byte for coding error monitoring in the relay section and the like.

On the other hand, the terminal station section overhead 231 B is used for signal maintenance/operation in the terminal station section (between transmission terminal station apparatuses 306), and composed of B2 byte for coding error monitoring in the terminal station section and of K1, K2 byte [APS (Automatic Protection Switch) byte] used for supplying/receiving signal for controlling a system switching between the transmission terminal station apparatuses 306 and used for a display of an in alarm state in respect of the trouble of the repeaters and the relay transmission line 307.

AU4 pointer 232 is used for indicating a containing position (frame leading position) of VC(VC4) in the payload 233 and composed of H1 - H3 bytes, and these H1 - H3 bytes are used for the pointer value updating or the phase adjustment in clock switching (positive staff/negative staff) or the like.

Here, in FIG. 42, two bytes marked by * and × following C1 byte are respectively bytes not scrambled upon the transmission, each byte marked by × is respectively reserved for domestic use and each blank byte is reserved for future international standardization.

STM-4 (STS-12) frame is built up by byte

multiplexing 4 frames (in the multiplexer 305) of STM-1 (STS-3) comprising the above-mentioned format, then, STM-16 (STS-48) is built up by byte multiplexing 4 frames of STM-4 (STS-12) and similarly
5 STM-N (STS-M) frame is built up sequentially by byte multiplexing lower group side frames by 4 frames.

In consequence, for instance, the section overhead 231 of an STM-4 frame is composed of, as shown in FIG. 43, 9 rows x 144 bytes wherein section
10 overhead 231 shown in FIG. 42 is byte multiplexed by four and the section overhead 231 of STM-64 (STS-192) frame is composed of 9 rows x 576 bytes.

Next, FIG. 44 is a block diagram showing the composition example of the essential part of the
15 transmission terminal station apparatus 306. As shown in this FIG. 44, the transmission terminal station apparatus 306 comprises a current system 403A and a standby system 403B including respectively, for instance, a SOH termination processing section 404,
20 an AU pointer processing section 405, a TU pointer processing section 406, an elastic memory (ES) section 407, a POH termination processing section (POH termination processor) 408 and a path switch alarm insertion section 409. 410 indicates a
25 microcomputer (μ -COM) and 411 a cross connect apparatus (XC).

Here, the SOH termination processing section

Thus, in the transmission termination apparatus 306, first, in the SOH termination processing section 404, the frame synchronization is established by detecting the frame synchronous pattern through the detection of a given bit pattern of A1, A2 byte contained in the section overhead 231 of the received multiplexed frame, the BIP operation in respect of B1 byte or other various types of termination processing are performed to break down the received multiplexed frame into the AU4 signal.

Next, the AU4 signal is broken down into the TU signal based on the AU4 pointer 232 in the TU pointer processing section 406, and moreover this TU signal is broken down into the VC signal based on the TU pointer in the TU pointer processing section 406. The thus obtained VC signal is clock-changed over from the transmission line side clock to the apparatus side clock in the ES section 407 so that the transmission speed can be processed in the following stage.

Here, the POH termination processing section 408 executes the necessary termination processing such as the coding error monitoring or the alarm display to the path overhead contained in the VC signal. When any alarm is detected in this termination processing, an alarm processing according to the detected alarm will be performed by

By the way, in the SOH termination processing section 404, when the multiplexing factor n of the multiplexed frame increases and the data transmission rate achieves higher rate such as 115Mbps (STM-1/STS-3), 622Mbps (STM-4/STS-12), 2.4 Gbps (STM-16/STS-48), 10Gbps (STM-64/STS-192), the device operation rate, power consumption or other problems occur, so the establishment of a setup/hold margin or the lower power consumption are assured reducing the rate by converting once the multiplexed frame (multiplexed serial data) into parallel data.

15 However, in this case, as A1, A2 bytes of the
number corresponding to the multiplexed frame
multiplexing factor N (M) exist (by $3 \times N$ for STM-N
and by M for STS-M) in the section overhead 231 of
the multiplexed frame as shown in FIG. 42 and FIG.
20 43, if the multiplexed frame is paralleled by m [in
which $m=8(\text{bit}) \times \text{natural number}$], as shown in FIG.
45, for example, m positions of the leading position
of A1(A2) bytes exist in m parallel data, namely m
patterns of the frame synchronous pattern (FDET) to
25 be detected exist.

As the consequence, in the SOH termination processing section 404, m ways of detection of A1,

On the other hand, respective frame synchronization detection section (frame synchronous pattern detection apparatus) 414-1 to 414-m detects respectively A1, A2 byte (given bit pattern) from the m parallel data and, in this case, the leading slot position of the A1 (A2) byte exists m ways in the m parallel data (namely m x frame synchronous pattern to be detected exist) so m sections are provided as shown in FIG. 46.

Moreover, the counter control section 415 controls the counting operation of the frame counter 416 and, for example, the count value of the frame counter 416 is counted up each time a frame synchronous pattern is detected in the frame synchronous pattern detection section 414-i (in which i=1 to m) and the count value of the frame counter 416 is reset on the reception of the synchronization establishment signal (OOF) described below from the synchronization protection section 416.

Additionally, the frame counter 416 counts the count value corresponding to the given protection stages under the control of the counter control section 415 and when the count value of the frame counter 416 attains a given value (number of protection stages), the synchronization protection section 417 outputs the synchronization

establishment signal (OOF) indicating the establishment of frame synchronization by a consecutive detection of the frame synchronous pattern in the frame synchronous pattern detection section 414-i in a given number of times.

Receiving the synchronization establishment signal (OOF) from the synchronization protection section 417, the byte switch control section 418 performs the slot rearrangement processing by controlling the byte switch 413 so that the leading one of the frame synchronous patterns detected at that moment by the frame synchronous pattern detection section 414-i is positioned at the leading slot in m parallel data.

15 Given such composition, in the SOH termination
processing section 404, first, the received
multiplexed serial data is converted into low speed
parallel data through m parallelization by the S/P
converter 412 before detecting A1, A2 byte
20 (predetermined bit pattern of 16 bits in total)
contained in this m parallel data by the frame
synchronous pattern detection section 414-i for
detecting the frame synchronous pattern.

When it is recognized that the frame
25 synchronous pattern is detected in the given times
consecutively through the counter control section
415, the frame counter 416 and the synchronization

protection section 417 , the byte switch 413 and the
byte switch control section 418 rearrange slots so
that the leading position of such frame synchronous
pattern is placed at the leading slot in m parallel
5 data.

Thus, concerning main signal data for the
following stage, as the frame synchronous pattern
is always positioned at its leading slot, data may
only be inserted sequentially from the leading slot
10 for changing the section overhead 231.

However, as in the SOH termination processing
section (frame synchronous pattern processor) 404
the frame synchronous pattern existing in m ways in
m parallelized parallel data is detected by the frame
15 synchronous pattern detection section 414-i, the
frame pattern detection circuit which was necessary
only by one way for the entire apparatus in the serial
data processing (refer to FIG. 47) will be necessary
by m ways for the entire apparatus (refer to FIG. 48),
20 according to the increase of the multiplexed factor
of the multiplexed frame (increase of parallel
processing rate), the number of equipment gate and
the number of inner net increases so as to increase
bulk size and cost of LSI, the layout will be complex
25 and other problems will appear.

Moreover, as the frame synchronous pattern
detection signals are produced m ways by the frame

which may contain the frame synchronous pattern from the parallel data and for serializing this temporary region data;

5 a frame synchronous pattern detection section for detecting the frame synchronous pattern from the temporary region data obtained by the temporary region detection section; and

10 a data switch control section for controlling the data rearrangement processing by the data switch section according to the detection state of the temporary region data by the temporary region detection section and to the detection state of the frame synchronous pattern by the frame synchronous pattern detection section.

15 Therefore, according to the frame synchronous pattern processing apparatus of the present invention, a candidate of regions possibly containing frame synchronous pattern may be detected temporarily by the temporary region detection section before detecting the actual frame synchronous pattern from these temporary regions by the frame synchronous pattern detection section, so as to enable to detect the frame synchronous pattern in parallel data by only one circuit independent of
20 the parallel data parallel factor and, thus, to
25 obtain the following effects.

(1) Even when the parallel factor of data to

be treated increases, the frame synchronous pattern may be detected rapidly without increasing size, power consumption or cost of the present apparatus.

(2) As it becomes possible to detect the frame synchronous pattern in parallel data by one circuit (common circuit in respect of parallel data), the frame synchronous pattern detection information is unified in respect of the parallel data so as to simplify various controls including the count control of the protected stage number information during the frame synchronization establishment and others resulting in the reduction of size, power consumption or cost of the present apparatus.

Moreover, the frame synchronous pattern detection apparatus of the invention comprises:

a temporary region detection section for detecting the candidate of regions data which may contain the frame synchronous pattern, from multiplexed serial data having the frame synchronous pattern based on the SDH transmission system; and

a frame synchronous pattern detection section for detecting the frame synchronous pattern, from the temporary region data detected by the temporary region detection section.

Therefore, according to the frame synchronous pattern detection apparatus of the present invention, in this case also, even when the parallel factor of

data to be treated increases, the frame synchronous pattern may be detected rapidly without increasing size, power consumption or cost of the present apparatus.

5 Moreover, the frame synchronous pattern detection apparatus of the invention comprises:

 a temporary region detection section for temporally detecting a candidate of region data which may contain such frame synchronous pattern, from data
10 having a given frame synchronous pattern; and

 a frame synchronous pattern detection section for detecting the frame synchronous pattern, from the temporary region data detected by the temporary region detection section. On the other hand, the
15 frame synchronous pattern detection method of the invention comprises stages of:

 detecting a candidate of region data containing the frame synchronous pattern, from data having a given frame synchronous pattern; and detecting the
20 frame synchronous pattern, from the temporary region data.

 Therefore, according to the frame synchronous pattern detection apparatus and the method for detecting frame synchronous pattern of the invention,
25 the desired frame synchronous pattern may be detected rapidly in respect of transmission system or data processing system except the SDH transmission method

thus contributing remarkably to its versatility..

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 and FIG.2 are block diagrams
5 representing respectively an aspect of the present
invention.

FIG. 3 is a block diagram showing a composition of a frame synchronous pattern processing apparatus of an embodiment of the present invention.

FIG. 4 is a schematic diagram illustrating a concept of frame synchronous pattern detection in the present embodiment.

FIG. 5 is a block diagram showing a composition of a temporary frame synchronous pattern detection section of the present embodiment.

FIG. 6 is a block diagram showing the composition of a frame pattern position temporary detection section of the present embodiment.

FIG. 7 and FIG. 8 are diagrams illustrating
20 respectively an operation of the frame pattern
position temporary detection section of the present
embodiment.

FIG. 9 is a block diagram showing a detailed composition of the frame pattern position temporary
25 detection section of the present embodiment.

FIG. 10 is a block diagram showing a composition of a control section of the frame pattern position

of the temporary frame synchronous pattern detection section of the present embodiment.

FIG. 26 is a block diagram showing a composition of A1/A2 byte detection section in the temporary frame synchronous pattern detection section of the variation.

FIG. 27(a) and FIG. 27(b) are both illustrating an operation of the temporary frame synchronous pattern detection section of the variation.

FIG. 28 is a block diagram showing a detailed composition of a temporary region data latch section of the present embodiment.

FIG. 29 and FIG. 30 are both illustrating an operation of the temporary region data latch section of the present embodiment.

FIG. 31 is a diagram illustrating an effect provided by the temporary region data latch section of the present embodiment.

FIG. 32 is a block diagram showing another composition of the frame synchronous pattern detection section of the present embodiment.

FIG. 33 is a block diagram showing a detailed composition of a frame synchronous pattern detection section.

FIG. 34 is a block diagram showing a composition of the temporary region data latch section and the frame synchronous pattern detection section of the

present embodiment.

FIG. 35 is a block diagram showing a detailed composition of a byte switch control section of the present embodiment.

5 FIG. 36(a) and FIG. 36(b) are both illustrating an operation of the byte switch control section of the present embodiment.

FIG. 37 is a diagram illustrating an operation of the byte switch control section of the present
10 embodiment.

FIG. 38 is a diagram illustrating an operation of the byte switch control section of the present embodiment.

FIG. 39(a) to FIG. 39(e) are all timing charts
15 for illustrating an operation of the byte switch control section of the present embodiment.

FIG. 40 is a block diagram showing an example of SDH (SONET) transmission network.

FIG. 41 is a diagram showing a frame format of
20 STM-1 in SDH transmission system.

FIG. 42 is a diagram showing a format of STM-1 section overhead.

FIG. 43 is a diagram showing a format of STM-4 section overhead.

25 FIG. 44 is a block diagram showing an example of composition of the essential parts of a transmission terminal station apparatus.

FIG. 45 is a diagram for illustrating a frame synchronization detection method.

FIG. 46 is a block diagram showing a composition of SOH termination processing section in respect of
5 frame synchronization detection function.

FIG. 47 and FIG. 48 are respectively diagrams for illustrating problems encountered during a frame synchronization detection.

10 DESCRIPTION OF THE PREFERRED EMBODIMENTS

(a) Aspect of the Invention

The aspect of the invention is described referring to drawings.

FIG. 1 is a block diagram showing an aspect of
15 the present invention. A frame synchronous pattern processing apparatus 1 shown in this FIG. 1 comprises a data switch section 2, a temporary regions detection section 3, a frame synchronous pattern detection section 4 and a data switch control section
20 5.

Here, the data switch section 2 performs a data rearrangement of parallel data obtained by a serial/parallel conversion of multiplexed serial data having a frame synchronous pattern based on the
25 SDH transmission system so that the frame synchronous pattern is leading one; the temporary region detection section 3 temporarily detects candidate

region data which may contain the frame synchronous pattern from the parallel data and serializes this temporary region data.

5 The frame synchronous pattern detection section 4 detects the frame synchronous pattern from the temporary region data obtained by this temporary region detection section 3; and the data switch control section 6 controls the data rearrangement processing by the data switch section 2 according to
10 the detection state of the temporary region data by the temporary region detection section 3 and the detection state of the frame synchronous pattern by the frame synchronous pattern detection section 4.

15 Therefore, in the frame synchronous pattern processing apparatus 1 of the present invention composed as mentioned above, first, the candidate regions which may contain a frame synchronous pattern may be temporarily detected by the temporary region detection section 3 before detecting an actual frame
20 synchronous pattern from these temporary regions by the frame synchronous pattern detection section 4.

25 Thus, in the frame synchronous pattern detection apparatus 4, the frame synchronous pattern in parallel data may be detected by only one circuit independent of the parallel factor of the parallel data (without making m ways of frame synchronous patterns in m parallel data detectable), permitting,

as a consequence, to obtain the following effects.

(1) Even when the parallel factor of data to be treated increases, the frame synchronous pattern may be detected rapidly without increasing size, power consumption or cost of the present apparatus
1. 5

(2) As it becomes possible to detect the frame synchronous pattern in parallel data by one frame synchronous pattern detection section 4 (common circuit in respect of parallel data), frame synchronous pattern detection information is unified in respect of the parallel factor so as to simplify various controls including the count control of the protected stage number information during the frame synchronization establishment and others resulting in the reduction of size, power consumption or cost of the present apparatus.
10 15

To achieve this, the temporary region detection section 3 comprises, for example, a temporary position information detection section for detecting temporary position information in the parallel data of the frame synchronous pattern, and a temporary region data hold section for sequentially holding a given region parallel data including a reference position based on the temporary position information detected by the temporary position information detection section as the temporary region data by
20 25

and, for starting the detection operation of the A2
 byte detection section and, on the other hand, for
 stopping the detection operation of the A2 byte
 detection section when the A2 byte is detected in the
 5 A2 byte detection and, for starting the detection
 operation of the A1 byte detection section, the
 detection of the A2 byte after the detection of the
 A1 byte may performed securely.

As the consequence, in the temporary position
 10 information detection section, the temporary
 position information of the frame synchronous
 pattern comprising the A1 byte and A2 byte may be
 detected very efficiently.

Here, if the control section comprises a JK type
 15 flip-flop circuit, the composition of the control
 section may be extremely simplified, contributing
 remarkably to the reduction of size and cost of the
 apparatus 1.

Moreover, the switching control section may
 20 include a invalidation processing section for
 determining the validity/invalidity of the temporary
 region data based on the A1 byte detection state in
 the A1 byte detection section and the A2 byte
 detection state in the A2 byte detection section, and
 25 for performing the invalidation processing to
 inhibit output of the temporary position information
 to the temporary region data hold section if the

Also, the invalidation processing section may comprise a timer for executing the counting operation for a given period of time when the A1 byte is detected in the A1 byte detection section and for performing the invalidation processing to the temporary region data determined invalid when the A2 byte is not detected in the A2 byte detection section before the end of the counting operation of this timer.

25 Consequently, as the temporary position
information is not supplied to the temporary region
data hold section when the A2 byte which should be

detected as the temporary position information is not detected within a certain period of time after the detection of the A1 byte, the temporary region data is invalid then and will not be held in the temporary region data hold section.

Therefore, the present apparatus 1 allows to prevent an iterative detection of the same bit pattern as A1 byte which may be produced accidentally in the paralleled data and to avoid waiting for a long time without detecting the temporary region data so as to improve its reliability considerably.

Moreover, the invalidation processing section may comprise an A1 byte continuity monitoring section for monitoring whether the A1 byte is detected continuously in the A1 byte detection section and for performing the invalidation processing judging the temporary region data invalid when the continuity of the A1 byte is not confirmed in this A1 byte continuity monitoring section and the A2 byte is not detected in the A2 byte detection section.

In this composition, this invalidation processing section may judge the temporary region data invalid then and make it not be held in the temporary region data hold section if the A1 byte or the A2 byte is not detected after the detection of the A1 byte, namely unknown data other than the A1 and A2 byte is detected after the detection of the

data for temporarily , wherein the shift circuit
 output of lower stage side is sequentially connected
 to the highest stage side shift circuit input in
 respective shift stage when the temporary position
 5 information is detected in the temporary position
 information detection section and the highest stage
 shift circuit output of the respective shift stage
 is connected to the lowest stage shift circuit input
 of the following shift stage for serializing the
 10 input parallel data.

With this composition, in this temporary region
 data hold section, as the parallel data shift
 operation and the parallel data serialization
 operation are realized by using the shift circuit,
 15 the input parallel data may be serialized without
 individually providing a circuit for shifting the
 parallel data and a circuit for serializing the
 parallel data. As a consequence, the serialization
 processing may be realized extremely rapidly while
 20 minimizing the size of the present apparatus 1.

Adding a mask processing section for masking
 output from the temporary region data hold section
 to this temporary region data hold section when the
 parallel data except the temporary region data is
 25 input as the input parallel data, the frame
 synchronous pattern detection section 4 may always
 perform frame synchronous pattern detection only

the data shift amount exceeds the parallel factor of the parallel data because of the relation of the data amount of the temporary region data, the time required for the rearrangement processing in the data switch section 2 may always be minimized. Therefore, this rearrangement processing may be executed more rapidly.

Next, FIG. 2 is also a block diagram showing an aspect of the present invention. As shown in this FIG. 2, the frame synchronous pattern detection apparatus 1' comprises a temporary region detection section 3' and a frame synchronous pattern detection section 4'.

Here, the temporary region detection section 3' detects the candidate region data containing the frame synchronous pattern from multiplexed data having the frame synchronous pattern based on the SDH transmission system. The frame synchronous pattern detection section 4' detects the frame synchronous pattern from the temporary region data detected in this temporary regions detection section 3'.

In the frame synchronous pattern detection apparatus 1' composed as mentioned above, first, the candidate regions which may contain the frame synchronous pattern may be detected temporarily by the temporary region detection section 3' before detecting the actual frame synchronous pattern from

these temporary regions by the frame synchronous pattern detection section 4 '. Thus, in the frame synchronous pattern detection apparatus 4, the frame synchronous pattern in parallel data can be detected
5 by only one circuit independent of the parallel factor of the parallel data.

As the consequence, even when the parallel factor of data to be treated increases, the frame synchronous pattern may be detected rapidly without
10 increasing size, power consumption or cost of the present apparatus 1'.

Note that, as the temporary region detection section 3' may also temporarily detect the candidate region data including such frame synchronous pattern
15 from not only the frame synchronous pattern based on the SDH transmission system but also the data having a certain frame synchronous pattern, the present apparatus 1' may be applied to any data processing or the transmission system or the like except the SDH
20 transmission method, thus contributing remarkably to its versatility.

(b) Description of an embodiment of the present invention

Now, an embodiment of the present invention
25 will be described.

(b-1) General description of a frame synchronous pattern processing apparatus

reason.

As mentioned for FIG. 42 and FIG. 43, in the SDH/SONET system multiplex signal, basic frame format signal (STM-1/STS-1) containing A1, A2 byte
5 for frame synchronous pattern detection is byte multiplexed and when multiplex factor is n, the A1, A2 byte are multiplied also by n.

However, as shown in FIG. 4 for instance, ordinarily, the actual frame synchronous pattern to
10 be detected corresponds to several bytes at the boundary of the A1, A2 byte in n multiplexed serial data, so only several bytes among the $n \times A1, A2$ bytes are actually used for the detection and the remaining bytes are useless.

15 Given this condition, the frame synchronous pattern detection may be performed by only one apparatus (circuit) to the m parallel data by recognizing (detecting) temporarily possible position of the actual frame synchronous pattern
20 using bytes becoming useless and by detecting the actual frame synchronous pattern from a given region data containing that position, in place of directly detecting the actual frame pattern among the parallel data (detecting if all input parallel data
25 corresponds with the given bit pattern comprising the A1, A2 byte).

Therefore, the detection apparatus 14

comprises, as shown in FIG. 3, a temporary frame synchronous pattern detection (Pre FDET) section 15 and a frame synchronous pattern (FDET) detection section 16.

5 Here, the temporary frame synchronous pattern detection section (temporary region detection section) 15 detects temporarily the candidate region data which may contain the frame synchronous pattern from the m parallel data and serializes such
10 temporary region data, while the frame synchronous pattern detection section 16 detects the actual frame synchronous pattern from the temporary region data of this temporary frame synchronous pattern detection section 15.

15 Moreover, the byte switch control section (data switch control section) 19 controls the slot rearrangement processing in the byte switch section 13 in accordance with the detection state of the temporary region data in the temporary frame
20 synchronous pattern detection section 15 and the detection state of the frame synchronous pattern in the frame synchronous pattern detection section 16 and, in the present embodiment, as mentioned below, this slot rearrangement processing is performed in
25 response to a bit shift amount corresponding to the period of time from the detection of the temporary region data to the detection of the actual frame

synchronous pattern.

In the frame synchronous pattern processing apparatus 11 (frame synchronous pattern detection method) of the present embodiment composed as
 5 mentioned above, first, the candidate region which may contain the frame synchronous pattern (A1 and A2 bytes) is detected temporarily from the parallel data in the temporary frame synchronous pattern detection section 15 and then the actual frame synchronous
 10 pattern is detected from the temporary region in the frame synchronous pattern detection section 16.

Thus, in the frame synchronous pattern detection section 16, frame synchronous pattern in a parallel data may be detected by only one circuit
 15 independent of the parallel factor m of the parallel data (without enabling the detection of m ways of frame synchronous patterns in the m parallel data) and, as the consequence, the frame synchronous pattern detection signal will be reduced to one in
 20 respect of the m parallel data as mentioned above so as to simplify the control of the frame counter 17 and the synchronization protection section 18.

Now, the detail of the temporary frame synchronous pattern detection section 15, the frame
 25 synchronous pattern detection section 16 and the byte switch control section 19, as much essential parts of the present embodiment will be described.

(b-2) Detailed description of the temporary frame synchronous pattern 15

FIG. 5 is a block diagram showing a composition of the frame synchronous pattern detection section 15. As shown in this FIG. 5, the frame synchronous pattern detection section 15 of the present embodiment comprises a frame pattern position temporary detection section 20 and a temporary region data latch section 21.

Here, the frame pattern position temporary detection section (temporary position information detection section) 20 detects the temporary position information (for example, the position of the A2 byte detected after the detection of the A1 byte in the present embodiment) in the parallel data of a actual frame synchronous pattern (for example, 4 bytes including the boundary between the A1 and A2 byte as shown in FIG. 7).

On the other hand, the temporary region data latch section (temporary region data hold section) 21 is designed to output serially all the way sequentially holding as the temporary position data a given region (temporary region of several bytes before and after including the temporary position : refer to FIG. 7) having as reference position the temporary position information detected in this frame pattern position temporary detection section

20.

For this, the frame pattern position temporary detection section 20 further comprises, as shown in FIG. 6, the A1 byte detection section 22 for detecting the A1 byte from the parallel data, the A2 byte detection section 23 for detecting the A2 byte from the parallel data and a switching control section 24 for switching the detection operation of these A1 byte detection section 22 and the A2 byte detection section 23 according to the detection timing of the A1 byte/A2 byte.

Moreover, in this frame pattern position temporary detection section 20, when the A2 byte is detected by the A2 byte detection section 23 after the detection of the A1 byte in the A1 byte detection section 22 by the switching operation of the switching control section 24, the detection position of such A2 byte is supplied to the temporary region data latch section 21 as the temporary position information by a latch timing signal.

Consequently, in the frame pattern position temporary detection section 20, first, any A1 byte among continuous n bytes is detected from all input parallel data by the A1 byte detection section 22, then, any A2 byte among continuous n bytes is detected by the A2 byte detection section 23 on the switching operation of the switching control section 24.

10 So, when the A2 byte is detected by the A2 byte
detection section 23 after the detection of the A1
byte by the A1 byte detection section 22, the
switching operation of the switching control section
24 outputs a latch timing signal as the temporary
15 position information to the temporary region data
latch section 21. The detail of this switching
control section 24 will be described below. Then,
the temporary region data latch section 21, as
mentioned below, holds the given region (for example,
20 the region of several byte before and after) taking
the detected A2 byte as reference position by
sequentially latching (shifting) parallel data with
such latch timing.

In other words, when the A2 byte is detected
25 after the detection of the A1 byte, this frame pattern
position temporary detection section 20 supposes
that several bytes before and after taking this A2

byte as reference position includes the frame synchronous pattern comprising the A1 byte/A2 byte (boundary of A1/A2 byte) and makes such region data held by the temporary region data latch section 21.

5 As the consequence, the data of a region which
may contain the actual frame synchronous pattern
(several bytes including the boundary between A1 and
A2 bytes) may be detected securely so as to improve
remarkably the reliability of the frame synchronous
10 pattern detection processing by the frame
synchronization detection section 16. Moreover,
the frame synchronous pattern detection section 16
may detect effectively and rapidly the frame
synchronous pattern comprising the A1 byte and the
15 A2 byte.

By the way, to detect a certain byte among the m parallel data, the m detection circuits are ordinarily necessary as m ways of leading slot positions may exist in m parallel data; however, in the SDH (or SONET) transmission system, as the A1 and A2 byte continue by n bytes respectively, when the A1 byte (or the A2 byte) is detected, only eight ways of leading slot positions thereof exist as shown in FIG.8 for example.

25 Therefore, 8 ways of the detection circuits
respectively will be only enough as the detection
circuit for 1 byte (8bits) is required, respectively.

for the A1 byte detection section 22 and the A2 byte detection section 23.

As the consequence, as shown in FIG. 9 for example, the A1 byte detection section 22 comprises
5 the A1 byte detection sections (A1 DET1 to 8) 22-1 to 22-8 corresponding to 8 ways of A1 byte leading positions which may exist in the parallel data and composed to detect one byte of the A1 byte for each
10 A1 byte leading position which may exists in the parallel data and, as the same way, the A2 byte detection section 23 comprises the A2 byte detection sections (A2 DET1 to 8) 23-1 to 23-8 corresponding to 8 ways of A2 byte leading positions which may exist in the parallel data and composed to detect one byte
15 of the A2 byte for each A2 byte leading position which may exist in the parallel data.

The switching control section 24 comprises a control section 25 for achieving the switching operation mentioned above as shown in this FIG. 9.

20 Here, this control section 25 stops detection operation by the A1 byte detection section 22 and starts the detection operation by the A2 byte detection section 23 when the A1 byte is detected in the A1 byte detection section 22, while stopping the
25 detection operation by the A2 byte detection section 23 and starts the detection operation by the A1 byte detection section 22 when the A2 byte is detected in

time point T1 in FIG.13(b)], output of the OR gate 25-2 (J input of the FF circuit 25-1) is turned to the H and Q output of the FF circuit 25-1 turns to "H" at the next clock timing [refer to the time point
 5 T2 in FIG. 13 (d)]. As the consequence, A2 control detection circuits 23-i are controlled to enable state (A1 byte detection circuits 22-i are controlled to disable state).

Thereafter, on the detection of the A2 byte on
 10 any of the A2 byte detection circuits 23-i [refer to the time point T3 in FIG.13(c)], in this control section 25, output of the OR gate 25-3 (K input of the FF circuit 25-1) is turned to "H" and at the same time the latch timing signal for the temporary region
 15 data latch section 21 turns to H [refer to the time point T3 in FIG. 13 (e)] and Q output of the FF circuit 25-1 turns to L at the next clock timing [refer to the time point T4 in FIG. 13 (d)]. As the consequence, A1 control detection circuits 22-i are controlled to
 20 enable state (A2 byte detection circuits 23-i are controlled to disable state).

In the frame pattern position temporary detection section 20 of the present embodiment composed as mentioned above, first, at the initial
 25 state, the control section 25 controls A1 byte detection circuits 22-i to the enable state and A2 byte detection circuits 23-i to the disable state so

as to realize the A1 byte detection operation state as shown in FIG. 12 (d) for example.

In this composition, when parallel data is input at the timing shown in FIG. 12 (a) for example ,
 5 first, A1 byte will be detected by one of the A1 byte detection circuits 22-i (refer to the time point T1 in FIG. 12 (b)). Then, in the control section 25, as mentioned above, Q output of the FF circuit 25-1 turns to H at the next clock timing (reversed output of Q
 10 output being "L") so as to disable ("L") the control signal for A1 byte detection circuits 22-i; as the consequence, A1 control detection circuits 22-i are controlled to the disable state and A2 byte detection circuits 23-i are controlled to the enable state (the
 15 A2 byte detection operation starting state) [refer to time point T2 in FIG. 12 (d)].

Thereafter, upon the detection of the A2 byte from the parallel data in one of A2 byte detection circuits 23-i [refer to time point T3 in FIG. 12 (c)],
 20 in the control section 25, K input to the FF circuit 25-1 turns to "H" as mentioned above, the latch timing signal turns to H [refer to time point T3 in FIG. 12 (e)] and, Q output from FF circuit 25-1 turns to L at the next clock timing [refer to time point
 25 T4 in FIG. 12 (d)].

As the consequence, again, A1 control detection circuits 22-i turn to the enable state (A1 byte

detection operation start) and A2 byte detection circuits 23-i are controlled to the disable state (A2 byte detection operation stopped) to return to the initial state.

5 In the frame pattern position temporary detection section 20 composed as mentioned above, it is sufficient to detect one byte of the A1 byte on any one of the A1 byte detection circuits 22-i for detecting the A1 byte by the A1 byte detection section 10 22 and to detect one byte of the A2 byte on any one of the A2 byte detection circuits 23-i for detecting the A2 byte by the A2 byte detection section 23, the number of circuit necessary for the detection of A1/A2 byte will be one byte (8 bits) (namely 8 ways) 15 independent of the parallel factor of the parallel data, that is very advantageous for the apparatus size, power consumption, cost and the LSI layout of this processing apparatus 11 (detection apparatus 14).

20 In the frame pattern position temporary detection section 20 mentioned above, on the detection of the A1 byte by the switching control section 24 (control section 25), it stops the A1 byte detection operation and starts the A2 detection 25 operation, upon the detection of A2 byte, it stops the A2 byte detection operation and starts the A1 detection operation so as to achieve securely the A2

invalidation processing for inhibiting the outputting of the latch timing signal (temporary position information) to the temporary region data latch section 21.

5 Thus, in the switching control section 24A of this variation, the latch timing signal is not supplied to the temporary region data latch section 21 by the invalidation processing section 30A when the temporary region data is invalid and invalid data is not held in the temporary region data latch section 10 21 so as to provide all the time latch processing and serialization only to the reliable data (region data including the frame synchronous pattern).

 Here, validity/invalidity judgment of the 15 temporary region data is made, in this variation, through the determination of agreement/disagreement of the pattern number (slot number : leading position in parallel data) of the A1 byte detected by any one of the A1 byte detection circuits 22-i and the pattern 20 number of the A2 byte detected by any one of the A2 byte detection circuits 23-i.

 In other words, on the detection of A1/A2 byte among the m parallel data, usually, $m=8$ (bits) natural number and the pattern number of the detected A1 byte 25 should basically agree with the pattern number of the A2 byte; therefore, when respective pattern numbers agree, then such temporary region data is judged

(when both become "H").

The OR gate 29-1 outputs "H" pulse to the temporary region data latch section 21 as the latch timing signal for the temporary region data latch section 21 when any one of outputs (8 inputs) from respective AND gate 28-1 of this comparison section 28 become "H".

In the frame pattern position temporary detection section 20 of the present variation composed as mentioned above, in this case too, first, at the initial state, the control section 25 controls A1 byte detection circuits 22-i to the enable state and A2 byte detection circuits 23-i to the disable state so as to realize the A1 byte detection operation state.

When the A1 byte is detected from the m parallel data by one of the A1 byte detection circuits 22-i, the detection pulse thereof (A1 detection signal pulse) is input in the control section 25 and, as mentioned above, A1 control detection circuits 22-i turn to the disable state and respective A2 byte detection circuits 23-i are controlled to the enable state to start the A2 byte detection operation.

At this time, the pattern number of the detected A1 byte is held by the A1 pattern number hold section 27. For instance, when the A1 byte having the pattern number "1" is detected by the A1 byte detection

circuit 22-1, only the A1 byte detection signal pulse turns to H [refer to the time point T1 in FIG. 16(b) and FIG. 16(c)] while J input of the FF circuit 27-1 turns to H .

5 Thereby, in the FF circuit 27-1, Q output turns to H at the next clock timing [refer to the time point T2 in FIG. 16(a)] [Q outputs in other FF circuits 27-2 to 27-8 are all L : refer to the time point T2 in FIG. 16 (g)] and the pattern number "1" is held as shown
10 at the time point T2 in FIG. 16 (f) enabling output only from the AND gate 28-1 of the comparison section 28.

 At the same time, in the control section 25, as mentioned for FIG. 10, Q output of the FF circuit
15 25-1 being "H" and the reversed output of Q output "L", the control signal for A2 byte detection circuits 23-i turn to "H" (enable state) as shown by the time point T2 in FIG. 16 (d) and the control signal for A1 byte detection circuits 22-i turns to
20 "L" (disable state) as shown by the time point T2 in FIG. 16 (e) permitting to start the A2 byte detection operation.

 Thereafter, upon the detection of the A2 byte having the pattern number "2" by the A2 byte detection
25 section 23-2 as shown, for instance, by the time point T3 in FIG. 16 (i), in the control section 25, Q output from the FF circuit 25-1 turns to "L" at the next

clock timing [refer to the time point T4 in FIG. 16(a)] and the reversed output of Q output "H", the control signal for respective A2 byte detection circuits 23-i turn to "L" (disable state) as shown by the time point T4 in FIG. 16 (d) and the control signal for A1 byte detection circuits 22-i turn to "H " (enable state) as shown by the time point T4 in FIG. 16(e) to return to the initial state (A1 byte detection operation start state).

10 Then, on the detection of A2 byte, the control
section 25 tries to output the latch timing signal
to the temporary region data latch section 21;
however as the pattern number of the A1 byte then held
by the A1 pattern number hold section 27 is "1" which
15 is different from the detected A2 byte pattern number
"2 " , the AND gate 28-1 of the comparison section
28 rests in output enable state and the latch timing
signal is not output as shown by the time point T3
in FIG. 16(k).

On the other hand, when the A1 byte having the pattern number "1" is detected in the A1 byte detection circuit 22-1 as shown by the time point T5 in FIG. 16 (b), at the next clock timing [refer to the time point T6 in FIG. 16 (a)], the detection operation is switched for A1 byte detection circuits 22-i and the A2 byte detection circuits 23-i [refer to the time point T6 in FIG. 16(d) and FIG. 16 (e)]

before the detection of the A2 byte of the same pattern number "1" by the A2 byte detection circuits 23-i at the time point T7 in FIG. 16 (h), respective input for the AND gate 28-1 turns to "H" in the comparison section 28 to output the latch timing signal as shown by the time point T7 in FIG. 16(k).

Upon the detection of the A2 byte, in this case also, in the control section 25, at the next clock timing [refer to the time point T8 in FIG. 16(a)] the detection operation of A1 byte detection circuits 22-i and A2 byte detection circuits 23-i are turned again to the initial state (A1 byte detection operation starting state) [refer to the time point T8 in FIG. 16(d) and FIG. 16 (e)].

Thus, in this variation of the frame pattern position temporary detection section 20, when the temporary region data is invalid, the invalidation processing section 30A inhibits the latch processing and serialization of such data in the temporary region data latch section 21 permitting to hold only the reliable data (region data including the frame synchronous pattern) by the temporary region data latch section 21.

Therefore, the following frame synchronous pattern detection section 16 (refer to FIG. 3) may always detect the frame synchronous pattern precisely so as to contribute to the reliability of

the present processing apparatus 11 (detection apparatus 14).

To be more specific, only when the pattern number of the detected A1 byte and the pattern number of the detected A2 byte agree and the detection of the A1/A2 byte are detected normally, the temporary region data of that time is held by the temporary region data latch section 21 as valid data so as to detect and hold only the temporary region data of higher reliability.

In this variation, the operation comprises the A1 pattern number hold section 27, the comparison section 28 (and the masking section 29) and when the pattern number of the detected A1 byte and the pattern number of the detected A2 byte are judged different, the temporary region data is judged invalid to mask (invalidation) by the masking section 29 so as to realize a very simple composition.

(b-2-2) Description of the second variation of the frame pattern position temporary detection section 20.

Next, FIG. 17 is a block diagram showing a second variation of the frame pattern position temporary detection section 20. As shown in this FIG. 17, the detection section 20 of this variation is different from that shown in FIG. 9 in that it comprises as the switching control section 24B a control section 25'

output data from the timer counter 31 being "m" by decoding the input data "m" and when "m" is decoded in this decoder 32c, the timer counter 31 will be disabled through the enable (EN) terminal of the
5 timer counter 31 to stop the counting operation.

In other words, when the A2 detection signal pulse is input to the AND gate 32d [refer to the time point T4 in FIG. 19 (c)] after the start of counting operation of the timer counter 31 [refer to the time
10 point T3 in FIG. 19(a) and FIG. 19(b)] and the latch timing signal is output from the AND gate 32d [refer to the time point T4 in FIG. 19(d)], this decoder 32c shall stop compulsorily the counting operation of the timer counter 31 at the next clock timing [refer
15 to the time point T5 in FIG. 19(b)].

The AND gate 32d takes the logical sum of the Q output of the timer counter 31 and the output of the OR gate 25-3 and output "H" pulse as the latch timing signal only when the A2 byte is detected while
20 Q output from the timer counter 31 is "H" and the A2 detection signal pulse turns to "H", while the reversion gate 33 reverses Q output of the timer counter 31 and the output of this reversion gate 33 is used, in this variation, as enable/disable signal
25 for A2 byte detection circuits 23-i.

Namely, in the switching control section 24B, as the A2 byte should be detected within a certain

15 In the second variation of the frame pattern
position temporary detection section 20 composed as
mentioned above, in this case also, first, at the
initial state, the control section 25' controls A1
byte detection circuits 22-i to the enable state and
20 A2 byte detection circuits 23-i to the disable state
so as to realize the A1 byte detection operation
state.

When A1 the byte is detected from the m parallel data shown, for instance, in FIG. 20(a), by one of
25 respective A1 byte detection circuit 22-i, the A1 detection signal pulse (1 bit among 8 bits) turns to "H" [refer to the time point T1 in FIG. 20(b)] so as

Then, as shown by the time point T2 in FIG. 20 (d), the timer counter 31 turns its Q output to "H"

5 as the next clock timing for starting the counting operation and, at the same time, as shown by the time point T2 in FIG. 20 (e), controls A1 byte detection circuits 22-i to the disable state and A2 byte detection circuits 23-i to the enable state to
10 initiate the A2 byte detection operation.

If the A2 byte is not detected by any of A2 byte detection circuits 23-i before the timer reset when Q output from the time counter 31 is turned to "L" as shown by the time point T3 in FIG. 20(d), Q output from the timer counter 31 is turned to "L" so as to control A1 byte detection circuits 22-i to the enable state and A2 byte detection circuits 23-i to disable state to return again to the A1 byte detection operation starting state.

20 At this time, as both Q output of the timer counter 31 and the output of the OR gate 25-3 are "L", the output of the AND gate 32 remains "L" and the latch timing signal is not output as shown by the time point T3 in FIG. 20(f).

25 Thereafter, again, if the A1 byte is detected
in any of A1 byte detection circuits 22-i as shown
by the time point T4 in FIG. 20(a), the A1 detection

the disable state so as to start again A1 the byte detection operation state [refer to the time point T7 in FIG. 20(d) and FIG. 20(e)].

In the second variation of the frame pattern position temporary detection section 20, if the A2 byte is not detected after the guard time of several bytes after the detection of the A1 byte, the output of the latch timing signal is inhibited and such temporary region data at that time is canceled so as to avoid repetitive detection of the same bit pattern as the A1 byte which may accidentally exist in the input data. Therefore, non detection of the temporary region data for a long time may surely be avoided so as to improve remarkably the reliability of this processing apparatus 11 (detection apparatus 14).

(b-2-3) Description of a third variation of the frame pattern position temporary detection section 20.

Next, FIG. 21 is a block diagram showing a third variation of the frame pattern position temporary detection section 20. As shown in this FIG. 21, the detection section 20 of this variation is different from the that shown in FIG. 9 in that it comprises as the switching control section 24C control sections 33-1 to 33-8, the A1 byte continuity monitoring sections 34-1 to 34-8 and an 8-input type OR gate 35.

The A1 byte continuity monitoring sections 34-i

(in which $i=1$ to 8) monitor if the A1 byte is detected successively by the A1 byte detection section 22, and the control sections 33- i inhibit the output of the latch signal and controls (resets) the detection operation to the initial state (the A1 byte detection section 22 enabled and the A2 byte section 23 disabled) when the A2 byte is not detected by the A2 byte detection section 23 while the continuity of the A1 byte is not confirmed by this A1 byte continuity monitoring sections 34- i .

The OR gate 55 outputs to the temporary regions data latch section 21 "H" pulse as the latch timing signal, which is output upon the confirmation of the normal detection of the A2 byte after the detection of the A1 byte by any one of the control sections 33- i .

For this sake, the control sections 33- i and the A1 byte continuity monitoring sections 34- i comprise actually, as shown in FIG. 22 for instance, 1-input reversion type AND gate 33a, a JK type FF circuit 33b and an AND gate 33c for enabling (achieved, for example, by turning Q output of FF circuit 33b to "H") the corresponding A2 byte detection circuits 23- i upon the detection of A1 byte by any one of A1 byte detection circuits 22- i and, thereafter, for maintaining the state (by keeping Q output of FF circuit 33b to "H") upon the detection of the A1 byte having the same pattern number " i "; on the other hand,

they output the latch timing signal upon the detection of the A2 byte having the same pattern number "i" by the A2 byte detection circuits 23-i and control the detection operation to the initial state (reset : achieved, for example, by turning Q output of FF circuit 33b to "L").

Namely, in the switching control section 24C of this variation, if the A1 byte continuity is not confirmed by the A1 byte continuity monitoring section 34-i and the A2 byte is not detected by the A2 byte detection circuits 23-i, the invalidation processing section 30C judges the temporary region data of that time invalid so as to inhibit the output of the latch timing signal and to reset the detection operation to the initial state.

In this third variation of the frame pattern position temporary detection section 20 composed as mentioned above, in this case also, first, at the initial state, A1 byte detection circuits 22-i are controlled to enable state and A2 byte detection circuits 23-i to disable state so as to realize the A1 byte detection operation state.

When the A1 byte is detected from the m parallel data shown, for instance, by the time point T1 in FIG. 23(a) and FIG. 23 (b), by one of respective A1 byte detection circuits 22-i, the control sections 33-i control the A1 byte detection circuits 22-i and the

number "i" to the enable state [refer to the time point T4 in FIG. 23(d)], during the detection of the same pattern number "i" [refer to the time points T5, T6 in FIG. 23(a) and FIG. 23(b)], in this case also, this
5 state will be maintained, while the latch timing signal is output [refer to the time point T7 FIG. 23(e)] upon the detection of the A2 byte by the A2 byte detection circuits 23-i [refer to the time point T7 in FIG. 23(a) and FIG. 23 (c)] and the
10 detection operation returns to the initial state [refer to the time point T8 in FIG. 23(d)].

In this variation of the frame pattern position temporary detection section 20, except when the A1 byte or the A2 byte is detected after the detection
15 of the A1 byte, namely unknown data other than the A1/A2 byte is detected after the detection of the A1 byte, the output of the latch timing signal is inhibited and such temporary region data at that time is canceled so as to avoid holding the same by the
20 temporary region data latch section 21 as invalid data, this improves the reliability of the temporary region data.

(b-2-4) Description of a forth variation of the frame pattern position temporary detection section 20.

25 Next, FIG. 24 is a block diagram showing a forth variation of the frame pattern position temporary detection section 20. As shown in this FIG. 24, the

detection section 20 of this variation comprises as the switching control section 24D control sections 24A to 24C mentioned above for the first to the third variations and the switching control sections 24A to 24C control independently as mentioned above for items (B1) to (B3).

In this composition, the forth variation of the frame pattern position temporary detection section 20 the output of the latch timing signal to the temporary region data latch section 21 is inhibited and such temporary region data at that time is canceled in any of the following case : (1) the pattern number of the detected A1 byte disagrees with the pattern number of the A2 byte, (2) A2 byte is not detected within a certain guard time after the detection of the A1 byte, or (3) unknown data other than the A1/A2 byte is detected after the detection of the A1 byte.

In other words, only when the A2 byte is detected within a certain guard time after the detection of the A1 byte and the pattern number of the detected A1 byte agrees with the pattern number of the A2 byte, and any of the conditions (1) to (3) is not satisfied, the temporary region data of that time is judged including the actual frame synchronous pattern, the latch timing signal is delivered to the temporary region data latch section 21 and the latching or the

Here, the shift register 38 delays input m parallel data by one time slot, the A1/ A2 byte detection circuit 36- i (in which $i=1$ to 8) detects simultaneously the A1/A2 byte from the m parallel data corresponding to 2 time slots before and after the delay by this shift register, and the OR gate 37 outputs "H" pulse (detection position) as the latch timing signal for temporary region data latch section 21 upon the simultaneous detection of the A1 and the A2 byte by any one of these A1/ A2 byte detection circuits 36- i .

Therefore, the A1/ A2 byte detection circuits 36- i comprises, as shown for example in FIG. 26, an A1 pattern decoding section 39, an A2 pattern decoding section 40 and an AND gate 41; when the A1 pattern decoding section 39 detects a bit pattern of the A1 byte and the A2 pattern decoding section 40 detects a bit pattern of A2 byte, the AND gate 41 turns its output to "H" for outputting the latch timing signal.

In other words, the frame pattern position temporary detection section 20 ' according to this variation may identify in some extent by one (1) detection operation the boundary of the A1/A2 byte [refer to meshed portion in FIG.27(b)] necessarily existing when n multiplexed serial data comprising continuous n A1/A2 bytes respectively as shown for

example in FIG. 27 (a) are put in m parallel data (in which $m=8 \times$ natural number and $m=16$ in this example) as shown in FIG. 27 (b). Here, the boundary is not the actual boundary of the A1/A2 byte in the serial data, but the actual boundary point necessarily exist within several bytes around this detection position.

Therefore, in this case, the region containing frame synchronous pattern may be screened more effectively from the m parallel data and the temporary region data may be detected more rapidly and precisely.

As shown in FIG. 25, there are eight A1/ A2 byte detection circuits 36-i because there are only 8 ways of the leading slots of the A1 byte (or A2 byte) in m parallel data in this case too. Consequently, these 8 A1/ A2 byte detection circuits 36-i may respond to the increase of the parallel factor m of the parallel data in a way to contribute considerably to the versatility of this processing apparatus (detection apparatus 14).

(b-3) Detailed description of the temporary region data latch section 21.

Next, FIG. 28 is a block diagram showing the detailed composition of the temporary region data latch section 21 shown in FIG. 5 and FIG. 6 (or FIG. 24). In this FIG. 28, 21A to 21C are respectively FF (shift) stage and 21D to 21F are respectively

FF circuits 21A to 21C and output from respective FF circuits 21a-j (in which $j \geq 2$ in this case) of the lower stage side are connected sequentially to the input of FF circuits 21a-j of the higher stage side and, at the same time, the output from the FF circuit 21a-1 of the highest stage in shift stage 21A (21B) is connected to the input of the FF circuit 21-m of the lowest stage in the following shift stage 21B (21C) (refer to the arrow in broken line).

In this composition, in the temporary region data latch section 21, when the frame pattern position temporary detection section 20 (or 20') detects the frame synchronous pattern temporary position information and outputs the latch timing signal, at that timing, the inputs to respective selector 21b-k and 21b-j are switched to the lower stage side respectively, the input parallel data (temporary region data) is shifted sequentially by respective FF circuit 21a-j through the pass indicated by the arrow in broken line in FIG. 28 and, eventually, multiplexed serial data obtained by time-sharing input parallel data 1 to m is output from the FF circuit 21a-1 of the highest stage in the FF stage 21C.

For example, when $m=8$ as mentioned above, suppose that the output data of respective FF circuits 21a-j is as shown in FIG. 29 (in which, in

FIG. 29, A1-i represents "i"-th bit of A1 byte and A2-i "i"-th bit of A2 byte), by the switching, respective FF circuits 21a-j is connected as shown in FIG. 30, and the input parallel data is output
 5 serially in the sequence of, for instance, A1-8, A1-1, A1-2,, A2-6, A2-7.

Thus, in the temporary region data latch section 21, by performing the parallel data shifting operation and the parallel data serialization operation by the shift circuit 21a-j, it is
 10 unnecessary to provide separately a shift register 42 /a latch circuit 43 for shifting/latching the parallel data and a parallel/serial conversion circuit 44 for serializing the parallel data.
 15 Consequently, all the way minimizing the size of the present processing apparatus 11 (detection apparatus 14), the serialization processing may be performed extremely rapidly.

Note that in the temporary region data latch section 21, according to the present embodiment, the
 20 FF stages 21A to 21C are composed in 3 stages to serialize at least 1 byte before and after the parallel data as the temporary region data when the time point where the latch timing signal is output
 25 is taken as the actual time point, the number of stages may be variable according to the number of necessary byte of the temporary region data.

As the result, the processing time (delay time) from the detection of the temporary region data in the temporary frame synchronous pattern detection section 15 to the detection of actual frame synchronous pattern in the frame synchronous pattern detection section 16 may be minimized permitting to detect the frame synchronous pattern from the temporary region data extremely rapidly.

(b-5) Detailed description of the byte switch control section 19.

Next, FIG. 35 is a block diagram showing the detailed composition of the byte switch control section 19 (refer to FIG. 3). As shown in this FIG. 35, the byte switch control section 19 of the present embodiment comprises an m-ary (m is parallel factor) counter 19-1, a decoder 19-2, an OR gate 19-3 and a JK type FF circuit 19-4.

Here, the m-ary counter 19-1 count reiteratively the counter value from the initial value "0" to "m-1" while "H" pulse is input to the enable terminal (EN) and when the input to the enable terminal is turned to "L", outputs the counter value of that time (Q output) to the byte switch section 13 (refer to FIG. 3) as the bit shift value described below.

The decoder 19-2 decodes (detects) the counter value m-1 of this m-ary counter 19-1; each time the

"0" [refer to the time period T1 in FIG. 39 (e)].

Thereafter, this m-ary counter 19-1 keeps the enable state until the frame synchronous pattern is detected by the frame synchronous pattern detection section 16 and the frame pattern detection pulse applied to the K input of the FF circuit 19-4; during this period of time, as shown for example by the time point T2 in FIG. 39, if "m-1" is counted, this value is decoded by the decoder 19-2 and again the load terminal input (output of OR gate 19-3) and the enable terminal input (output of FF circuit 19-4) of the m-ary counter 19-1 both turn to "H" [refer to the time point T2 in FIG. 39 (c) and FIG. 39(d)] to resume the counting operation from "0" .

Further thereafter, as shown by the time point T3 in FIG. 39 (b), when the frame synchronous pattern is detected in the frame synchronous pattern detection section 16 and the frame pattern detection pulse is applied to the K input of the FF circuit 19-4, the counter value of the counter 19-1 at that time (here, "z") is output as the bit shift amount for the byte switch section 13 and, at the same time, at the next clock timing, the Q output from the FF circuit 19-4 (enable terminal input of m-ary counter 19-1) turns to "L" [refer to the time point T4 in FIG. 39 (c)] to stop the counting operation.

Thus, in the byte switch control section 19,

As mentioned above, according to the frame synchronous pattern processing apparatus 11 (frame synchronous pattern detection apparatus 14) of the present embodiment, first, the candidate region possibly containing the frame synchronous pattern is detected temporarily from the input parallel data and the actual frame synchronous pattern is detected from such temporary region, so the frame synchronous pattern from the parallel data may be detected by one circuit independent of the parallel factor of the parallel data. Consequently, even when the parallel factor of the data to be treated increases, frame synchronous pattern may be detected rapidly without increasing size, power consumption or cost of this apparatus 11(14).

(b-6) Others

In the embodiment, though a frame synchronous pattern processing apparatus 11 having the frame synchronous pattern detection apparatus 14 is adopted for SOH termination processing section 404 (refer to FIG. 44), the present invention is not limited by this, but the single frame synchronous pattern detection apparatus 14 may be used independently.

25 Also, though the embodiments apply to the frame
synchronous pattern (A1/A2 byte) based on the SDH
transmission system, the present invention is not

limited by this, but it may composed to detect temporarily the candidate region data containing a certain frame synchronous pattern from the data containing such frame synchronous pattern and then

5 to detect the actual frame synchronous pattern from such temporary region. Consequently, the present apparatus 14 may also be applied to other transmission systems or data processing systems than the SDH transmission system contributing remarkably

10 to its versatility.